The bandgap dependence on the number of atomic layers of some families of 2Dmaterials, can be exploited to engineer and use lateral heterostructures (LHs) as highperformance Field-Effect Transistors (FET). This option can provide very good lattice matching as well as high heterointerface quality. More importantly, this bandgap modulation with layer stacking can give rise to steep transitions in the density of states (DOS) of the 2D material, that can eventually be used to achieve sub-60 mV/decade subthreshold swing in LH-FETs thanks to an energy-filtering source. We have observed this effect in the case of a PdS 2 LH-FET due to the particular density of states of its bilayer configuration. Our results are based on ab initio and multiscale materials and device modeling, and incite the exploration of the 2D-material design space in order to find more abrupt DOS transitions and better suitable candidates. 1 arXiv:2001.03139v1 [cond-mat.mes-hall] 9 Jan 2020 Semiconductor heterostructures of the III-V and II-VI materials systems have played a fundamental role in the progress of electronics and optoelectronics. Firstly proposed by Kroemer in the 1950s, 1 they have been involved in the invention of quantum-well lasers 2 and high-electron-mobility transistors. 3 The large number of available two-dimensional (2D) materials and the possibility to combine them even in the presence of significant lattice mismatch has led to a new wave of interest in materials engineering based on heterostructures of 2D materials. In particular, 2D materials enable the realization of vertical heterostructures, also called "van der Waals" heterostructures, consisting in the vertical stacking of layers of different 2D materials loosely coupled by van der Waals interactions, 4,5 and of lateral heterostructures (LHs), in which a single 2D layer consists of juxtaposed regions of different lattice-matched 2D materials. 6-9
PtSe 2 have already been synthesized, [15] [16] [17] and devices such as Schottky barrier diodes on silicon have been fabricated. 18 More recently, FETs made of few-layer PdSe 2 and PtSe 2 have been experimentally realized showing ambipolar transfer characteristics 13, 19, 20 and a large dependence of PtSe 2 conductance on the number of layers has been observed. 13 There is an additional advantage of some noble TMDs in their bilayer form: their density of states (DOS) exhibits a steep non-monotonic variation around the Fermi energy that can be used as an energy filtering mechanism in order to obtain a subthreshold swing (SS) of the FET smaller than the Boltzmann limit of 60 mV/decade at room temperature. Indeed, in thermionic FETs the inverse of the maximum slope of the current-voltage characteristics is limited to SS= k B T /q ln (10) per decade, where k B is Boltzmann constant, q is the elementary charge, and T is the absolute temperature. [21] [22] [23] This provides a room temperature SS value of = 60 mV/decade. A lower value can only be obtained if 1) injection is energy-constrained, such as in a Tunnel FET 24, 25 or using impact ionization, 26 or 2) if an effective negative capacitance is realized in the gate oxide stack, thus amplifying the surface potential at the channel. 27, 28 In particular, the energy-constrained injection from a steep DOS source has been demonstrated very recently using a graphene source in combination with a CNT channel in 21 or a MoS 2 channel in. 22, 23 We show here that this effect can be achieved in a system based on a single 2D material, specifically PdS 2 , where a bilayer source (injecting into a monolayer channel) can provide sufficient energy filtering to yield an SS below the Boltzmann limit.
In this work we investigate the potential of noble TMDs as channel materials for LH-FETs, showing the possibility to engineer an energy-filtering source in order to obtain sub-60 mV/dec SS at room temperature and to design devices with competitive figures of merit when compared to the predictions of the International Roadmap for Devices and Systems (IRDS). 29 Finally, we show that noble TMDs enable the realization of a 2D resonant tunneling diode (RTD) based on LHs obtained with modulation of the number of atomic layers.
Results and discussion
Lateral Heterostructure FETs
We have selected those noble TMDs exhibiting a sharp non-monotonic DOS around the Fermi level and therefore potentially able to achieve SS < 60 mV/decade at room temperature.
Following bandstructure calculations available in the literature, 11, 14 we have opted for PdS 2 and NiS 2 . Both materials are semimetal in bilayer form and semiconductors in monolayer form, so it is possible to build a FET with a lateral heterostructure formed by a bilayer source, a monolayer central channel region, and a bilayer drain. This results in two semimetalsemiconductor Schottky barriers at the source and drain ends. For the sake of clarity, a semimetal is a material with zero gap but a relatively low density of states around the Fermi energy. We have also considered PtS 2 which presents a strong modulation of the bandgap from monolayer to bilayer, still maintaining a semiconducting gap.
We have adopted a multi-scale simulation approach combining different levels of physical abstraction, ranging from ab initio calculations of materials properties to full device simulations based on coherent quantum transport. 30 We have calculated the electronic bandstructure of monolayer and bilayer PdS 2 , PtS 2 , and NiS 2 using density functional theory (DFT) as implemented in the Quantum Espresso suite 31 (see Methods). The strong dependence of the electronic structure on the number of layers is highlighted in Fig. 1(a) : when the crystal structure is varied from monolayer to bilayer, PdS 2 and NiS 2 undergo a phase change from semiconductor to semimetal, whereas PtS 2 has its energy gap reduced from 1.59 eV to 0.48 eV. The drastic variation of the DOS of bilayer PdS 2 and NiS 2 around the Fermi level can be exploited to inject carriers from the source with sub-maxwellian energy tails, leading to SS < 60 mV/decade at room temperature.
The plane-wave DFT basis set has been translated into a Maximally-Localized-Wannier-Functions (MLWFs) basis set by means of the Wannier90 code, 32 that provides us with tight-binding (TB) Hamiltonians for every material and stacking (see Methods and Fig. S1 in the Supplementary Information). The TB Hamiltonians are then employed to build a total Hamiltonian of the lateral heterostructure devices, following the procedure developed and validated in 33 ( Fig. 1(b) and Methods). In order to accurately model the Schottky barrier formed at the bilayer/monolayer interfaces we have performed an energy analysis from first-principles taking into account the band offsets and the formation of dipoles 34 (see Supplementary Information).
The considered LH-FETs are also illustrated in Fig. 1 In order to study the potential performance of the considered LH-FETs for logic applications, we set a supply voltage V dd = 0.5 V, and we simulate the transfer characteristics for a drain-to-source voltage V DS = V dd . Those are shown in Fig. 6 in semilogarithmic scale for channel lengths ranging from L ch 5 nm up to L ch 10 nm and for the three different materials. As it can be seen, the bilayer metallic source/drain regions in PdS 2 and NiS 2 lead to an ambipolar behavior. For channel lengths longer than 10 nm, I off is not further reduced, being the ambipolarity determined by the bandgap of the monolayer channel and the capability of the bilayer source to inject both kinds of carriers. In this regard, some improvement might be achieved following the back-gate over/underlapping strategy at the source/drain discussed in Ref. 38 Here we have tuned the gate workfunction in the PdS 2 and NiS 2 devices to 5.52 eV so to observe the crossover between n-type and p-type conduction
The PtS 2 LH-FET is not ambipolar since it has semiconductor source and drain. In this case we show in Fig Interestingly, the p-type branch of the PdS 2 LH-FET I DS − V GS curve exhibits a submaxwellian SS down to 52 mV/decade, as shown in Fig. 3(a) . The possibility to achieve sub-60 mV/decade SS in a thermionic FET has been subject of debate. 39, 40 In particular, in Ref. 40 the authors argue that the 60 mV/decade limit cannot be beaten in a single barrier device, although they eventually conclude that the role of the DOS can be essential to reverse this situation, as has already been experimentally demonstrated in the case of a graphene source. 21 We can discuss the specific mechanism in the PdS 2 LH-FET by considering the band edge profiles shown in Fig. 4 (a) for V DS = V dd and for three different values of V GS in the subthreshold region of the p-type branch. The Schottky barriers of drain-channel and sourcechannel junctions are calculated from first-principles (see Supplementary Information). A variation of V GS modulates both the conduction and valence band edges in the channel and the transparency of the Schottky barrier between source and channel. The drop of the DOS in the source for energy below the source Fermi level (corresponding to −0.5 eV for the considered bias point) is clearly visible in Fig. 4(b) , (where the DOS is obtained from refined calculations applying, for visualization purposes, a Gaussian smoothing with σ = 10 meV -see Supporting Information-) and is responsible for a sharper energy filtering than that provided by the Maxwell-Boltzmann tail of the occupation factor, and therefore for an SS lower than the so-called Boltzmann limit. This is even more apparent by considering the energy spectrum of the current -i.e. the current density per unit energy-for different values of V GS shown in Fig. 4 Fig. 3(a) ). The PtS 2 LH-FET has a close to ideal Maxwellian SS of 60 mV/decade for HP applications due to the dominant Fermi window tail that restricts the SS.
Other transistor figures of merit for digital electronics are considered in Fig. 3 following the IRDS specifications for high-performance (HP) applications. In particular, Fig. 3(b) shows I on /I off ratio, where I on is the drain current in the ON state -corresponding to V GS = V DS = ±V dd and I off = 100 nA/µm is the current in the OFF state as defined by the IRDS for HP. To this purpose, the PdS 2 LH-FET exhibits the highest I on /I off ratio for channel length close to 10 nm thanks to the lower SS just discussed, but not for shorter channel lengths (down to 5 nm), because of the high I off due to ambipolarity and large source-to-drain tunneling. The situation is worse for the NiS 2 LH-FET: its smaller monolayer bandgap (0.47 eV) leads to a very poor I on /I off ratio. The PtS 2 LH-FET, instead, has a semiconducting bandgap and negligible source-to-drain tunneling, and therefore exhibits high I on /I off ratio for L ch down to 5 nm.
Relevant figures of merit for transistor performance in digital circuits are also the intrinsic delay time τ = (Q on − Q off )/I on and the Power-Delay-Product PDP= V dd τ I on , where Q on and Q off are the total mobile charge in the channel in the ON and OFF states, respectively ( Fig. 3 (c) and 3(d)). The nFETs based on PdS 2 and PtS 2 exhibit expected τ and PDP compliant with IRDS requirements for next technology nodes, 10, 29 together with an I on /I off ratio close to 10 4 for channel lengths of at least 10 nm, which implies acceptable stand-by power consumption for HP applications. 29 The pFETs have slightly worse PDP and τ than the nFETs, due to the smaller source DOS in the valence band -apparent in Fig. 1 (a) -which is responsible for a smaller I on , as can be seen in the asymmetric transfer characteristics of for L ch ≈ 5 − 8 nm it is in the range 80-100 mV/decade for nFETs and 70-90 mV/decade for pFETs, deviating considerably from the 60 mV/decade observed in longer channels. Finally, the PDP is slightly lower and the intrinsic delay time slightly higher than the values obtained for HP (see Supporting Information for details).
Resonant Tunneling Diode
Finally, we have studied the operation of a 2D Resonant Tunneling Diode based on a PtS 2 LH (LH-RTD). We have considered bilayer PtS 2 drain and source regions with length 11.2 nm.
Two monolayer regions act as energy barriers confining a bilayer well. The barrier length is L b = 1.9 nm and the length of the well L w is varied from 1.9 nm up to 5.6 nm. The whole 2D channel is embedded in SiO 2 . Fig. 9(a) shows the I DS vs V DS characteristics for L w = 1.9 nm at room temperature. The current has a clear non-monotonic behavior exhibiting a pronounced negative differential resistance, due to resonant tunneling through quantized states in the 2D well. The local DOS in the channel is plotted in Fig. 9(b) Let us stress the fact that the bandstructure of different regions is fully considered in the calculation, but inelastic processes and heterojunction defects are not included.
The Fermi level at the source (µ s ) and drain (µ d ) leads are marked. We have superimposed the conduction and valence band profiles to the local DOS colormaps. The alignment of µ s with these quantized energy levels results in resonances in the current spectrum density and is controlled by V DS . We have also explored different well lengths: L w = 1.9 nm, 3.7 nm and 5.6 nm ( Fig. 9(c) ), observing that the NDR effect is preserved, although the position of the peak varies with the well length as so does the energy quantization, while the position of the valley is not modified as it depends on the height of the barrier limiting the thermionic emission.
Conclusion
We have shown that the strong dependence of the bandgap upon the number of layers of noble TMDs can be used to devise electron devices based on transport through lateral heterostructures of TMDs, such as LH-FETs and LH-RTDs.
We have used ab-initio multiscale simulations to demonstrate that LH-FETs based on PdS 2 and PtS 2 can comply with IRDS performance requirements 29 for future integrated circuit technology for high performance digital applications. On the other hand, LH-FETs made of NiS 2 cannot meet such requirements, due to the low gap and ambipolar behavior.
We have also predicted the steep (submaxwellian) subthreshold behavior of p-type FETs based on PdS 2 , due to the asymmetry of the bilayer PdS 2 DOS around the Fermi level, achieving SS=52 mV/decade. This is the first demonstration of this effect in an intrinsic 2D material, and can be further exploited for device design. It must be noted that in presence of electron-electron or electron-phonon scattering the behavior of the studied devices would be degraded with respect to the optimum ballistic condition assumed here, impacting directly on the achieved sub-Boltzmann slope. Moreover, the SS value for PdS 2 FETs is not expected to boost the device performance stunningly as compared to the conventional limit. However, and more importantly, the results presented here confirm that the 60mV/decade limit can be beaten in 2D-based FETs, as it has been proved experimentally in graphene, encouraging the exploration of new 2D materials with sharper DOS and consequently steeper SSs.
Finally, we have also predicted the possibility of using 2D LHs to obtain a resonant tunneling diode, with a pronounced peak-to-valley ratio of the current-voltage characteristics, which is suitable for experimental observation.
Methods
Density Functional Theory as implemented in Quantum Espresso code has been employed to determine the electronic structure of PdS 2 , NiS 2 and PtS 2 . The crystal geometry of monolayer and bilayer 2D crystals is characterized by a 1T arrangement, with a layer of Pt/Pd/Ni atoms sandwiched between two atomic layers of S atoms. The atoms coordinates and lattice vectors has been obtained after, 14 where a structural optimization of the unitary cell was performed. We have considered 40Å of vacuum in the direction orthogonal to the regions/materials requires a careful treatment, with special attention to the mixing of the interface elements. We have followed the procedure we developed and validated in Ref. 33 In particular, the off-diagonal elements connecting the 1L and 2L regions and determining their coupling have been assumed to be equal to those of the monolayer region. We have tested different alternatives for the off-diagonal coupling elements at the interface (see Supplemen- In the case of PdS 2 and NiS 2 an ambipolar behavior is observed due to the semimetallic source and drain. In the case of PtS 2 we consider both the nFET and the pFET. The channel is always undoped. A metal gate workfunction of 5.52 eV is assumed in the PdS 2 and NiS 2 devices to so to observe the crossover between n-type and p-type conduction at V GS = 0 V. For the PtS 2 nFET and pFET, the gate workfunction is tuned to 5.28 eV and 6.2 eV, respectively, to set I off = 100 nA/µm at V GS = 0 V. 
Supplementary Information
Hamiltonian of the lateral heterostructure
In order to build the heterostructure Hamiltonian, one must take notice of the off-diagonal elements connecting the monolayer and the bilayer regions. In particular, in the Hamiltonian along the transport direction each block represents a (#wannier centers × #wannier centers) matrix, and the number of blocks along a row is constrained by the Monkhorst-Pack grid.
The blocks in the off-diagonal elements connect a row of the bilayer region to a column of the monolayer region, i.e. they connect the last cell of the source and the first of the channel (and equivalently at the drain end).
Figure 6:
Transfer characteristic for the bilayer-monolayer-bilayer PdS 2 lateralheterostructure FET with a channel length 9.2 nm assuming different coupling between the bilayer and monolayer regions.
We have tested how different couplings between the monolayer and bilayer affect to the device. Figure 6 shows the transfer response of the PdS 2 LH-FET with 9.2-nm long channel, comparing three mixing strategies: 1) the one employed in the manuscript, where the off diagonal elements are assumed to be equal to those of the monolayer region (red circles)
2) a mean of the 1L and 2L coupling values (blue squares), and 3) the bilayer coupling values (yellow diamonds). We observe that regardless the values assigned to the off-diagonal coupling parameters the transfer characteristic change very little and the SS<60mV/decade is conserved.
Band structure
Pt/Pd/Ni S Figure 7 : Top and lateral views of the 1T crystal structure of monolayer and bilayer PtS 2 , PdS 2 , and NiS 2 . They are characterized by a 1T structure, with a layer of Pt/Pd/Ni atoms sandwiched between two atomic layers of S. Electronic band-structure on a highly symmetric path along the Brillouin zone as computed with Density Functional Theory calculations (symbols) and with Maximally Localized Wannier Functions (lines).
Schottky Barrier
To deepen in the analysis of the 2L-1L interface and obtain accurate information on the Schottky Barrier (SB) formation and the alignment of the bandstructures of the two regions, Figure 8 : (Left) Current spectrum for the L ch = 9.2 nm PdS 2 LH-FET for the bias points in the p-branch where the sub-maxwellian SS is achieved. (Right) In order to appreaciate better the slope of the current spectrum vs. energy we low-pass filtered the current using an average energy window of 5 meV. In shaded gray the range of slopes between 30 mV/decade and 50 mV/decade. The 60 mV/decade Boltzmann limit is also plotted.
Current spectrum for the n-type PdS 2 LH-FET -0.6 -0.9 -1 -0.8 -0.7 -0.5 10 Figure 9 : Current spectrum as a function of energy for the L ch = 9.2 nm PdS 2 LH-FET for three different values of V GS = 0.07, 0.11, 0.15 V in the subthreshold region of the n-type branch. The 60 mV/decade Boltzmann limit is also plotted. In order to appreaciate better the slope of the current spectrum vs. energy we low-pass filtered the spectrum using an average energy window of 5 meV. Density of states calculation for the 1L and 2L PdS 2 
Figures of merit of the PtS 2 LH-FET for low stand-by power applications

